

Internal BJT Low Standby-Power Primary-side Converter

General description

The PN8571M consists of a Low Standby-Power Primary-Side controller and BJT, specifically designed for a high performance AC/DC charger or adapter with minimal external components.


PN8571M operates in primary-side sensing and regulation, so opto-coupler and TL431 could be eliminated. In CV mode, multi-mode technique is utilized to achieve high efficiency, avoid audible noise and make the system meeting Energy star level VI. Good load regulation is achieved by the built-in cable drop compensation. In CC mode, the current and output power setting can be adjusted externally by the sense resistor at CS pin.

PN8571M offers complete protections including Cycle-by-Cycle current limiting protection (OCP), over voltage protection (OVP), open loop protection (OLP), over temperature protection (OTP) and CS open or short protection (CS O/SP) etc.

Application

- Switch AC/DC Adapter
- Battery Charger
- Set-top box power supply

Output Features




Typical Circuit


Features

- Internal BJT switch
- Multi-mode technique
- ±5% CC Regulation at Universal AC input
- Primary-side Sensing and Regulation without TL431 and Opto-coupler
- Programmable Cable Drop Compensation
- No-need Control Loop Compensation Capacitor
- Excellent Protection include:
 - \diamond Over Temperature Protection (OTP)
 - VDD Under/Over Voltage Protection(UVLO&OVP)
 - ♦ Cycle-by-Cycle Current Limiting (OCP)
 - ♦ CS Short/Open Protection (CS O/SP)
 - ♦ Open Loop Protection(OLP)

Package/Order Information



Order code	Deelvoge	Typical Power
Order code	Package	85~265VAC
PN8571MSSC-R1C	SOP7	7.5W



www.chipown.com



Pin Definitions

Pin Name	Pin Number	Pin Function Description
VDD	1	Power supply
FB	2	The voltage feedback from auxiliary winding. Connected to resistor divider from auxiliary winding reflecting output voltage.
NC	3	No connection
CS	4	Current Sense Input
С	5,6	HV BJT collector pin
GND	7	Ground


Typical Power

Part number	Destroza	Adapter ⁽¹⁾	
rart number	Package	85~265VAC	
PN8571M	SOP7	7.5W	

Note:

1. Maximum output power is tested in an adapter at 40 $^\circ$ C ambient temperature, with enough cooling conditions.

Block Diagram



Absolute Maximum Ratings

Supply voltage Pin VDD	0.3~40V
Pin CS	-0.3~5.5V
$Pin FB(I_{FB} \le 10mA) \dots$	1~5.5V
CB voltage	700V
Operating Junction Temperature	40~150 ℃

Storage Temperature Range55~150 °C
Lead Temperature (Soldering, 10Secs)260 °C
Package Thermal Resistance $\theta_{JC}~(SOP7)~40$ C /W
HBM ESD Protection $^{(1)}$ $\pm 3 kV$

Note:

_

1. Test standard: ANSI/ESDA/JEDEC JS-001-2017.

Electrical Characteristics

$(T_A=25 \ C, VDD=21V, unless otherwise specified)$

PARAMETER	SYMBOL	CONDITIONS	MIN.	ТҮР.	MAX.	UNIT
Power Section						•
Collector-base breakdown voltage	V _{CBO}	Ic=10mA	700			v
Collector-emitter breakdown voltage	VCEO	I _C =10mA, I _B =0		410		v
Collector Peak Current	Ic				0.6	А
Supply Voltage Section						
Operating voltage range	VDD		9.0		30	V
VDD start up threshold	VDDon		14.5	16.5	18.5	V
VDD under voltage shutdown threshold	VDD _{off}		7	8	9	v
VDD over voltage protect	VDD _{ovp}		30	33	36	V
Supply Current Section						
VDD charge current	IDD_STARTUP	VDD=VDD _{on} - 1V		3	5	uA
Operating current, switching	Idd	$VDD = VDD_{on} + 1V$	0.1	0.5	0.8	mA
Operating current after fault	I _{DD_FAULT}	VDD=15V after fault		0.5		mA
Current Sense Section						
Current sense threshold	V _{TH_OC}		485	500	515	mV
Maximum Current sense threshold	VTH_OC_MAX			560		mV
Minimum CS threshold	Vcs_min			170		mV
Leading Edge Blanking time	T _{LEB}			300		ns
Maximum Ton	Tonmax		32	40	50	us
OCP propagation delay	T _{D_OC}			100		ns
FB Section						
Reference voltage for feedback threshold	V _{REF_CV}		2.45	2.475	2.51	V
Output over voltage protection threshold	VFBOVP		2.85	3	3.15	v
Output under voltage threshold	V _{UVP}			1.55		v
Maximum cable compensation current	Icable	V _{FB} =0V	33	36	39	uA







PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Minimum Toff	Toffmin			5		us
Maximum Toff	Toffmax			2.2		ms
Output under voltage protection Blanking time	T _{UVP}	F _s = 50kHz	40		64	ms
Thermal Section						
Thermal shutdown temperature threshold	T _{SD}		135	150		C
Thermal shutdown hysteresis	Thyst			30		C

Chipown

Typical Characteristics Plots





PN8571M

Functional Description

The PN8571M is a high performance CC/CV primary-side controller. PN8571M operates in primary-side sensing and regulation, so opto-coupler and TL431 could be eliminated. Proprietary built-in CV and CC control can achieve high precision CC/CV control meeting most charger and adapter application requirements. Startup current of PN8571M is designed to be very low so a large value startup resistor can be used to minimize the power loss in application.

1. Start up Control

At start up, external startup resistor charges the VDD capacitor via VDD pin. When VDD reaches VDDon, the device starts switching. The device keeps in normal operation provided as long as VDD keeps above VDDoff. After startup, the bias is supplied from the auxiliary transformer winding.

2. CC Operation Mode

In CC operation mode, the PN8571M captures the auxiliary flyback signal at FB pin through a resistor dividing-network. The pulse width of the auxiliary flyback signal determines the PN8571M oscillator frequency. The higher the output voltage is, the shorter the pulse width is, and the higher the chip oscillator frequency is, thus the constant output current can be achieved.

The current waveform in DCM mode is shown in Fig.1. During BJT turn-on time, the current in the primary winding (Ipri) ramps up. When BJT turns off, the energy stored in the primary winding is transferred to the secondary side, so the peak current in the secondary winding is

$$I_{\text{sec}_pk} = I_{pri_pk} \times N_{ps} \tag{1}$$

The output average current is

$$I_{O} = \frac{I_{\text{sec}_pk}}{2} \times \frac{T_{demag}}{T_{p}} = \frac{1}{2} N_{PS} \frac{V_{CS}}{R_{sense}} \frac{T_{demag}}{T_{p}} \quad (2)$$

Where Rsense means system resistor at CS pin, N_{PS} means primary winding and secondary winding turn ratio.

In CC mode, PN8571M fixes $\frac{T_{demag}}{T_P}$ to be 0.5, and V_{CS} to

be VTH_OC (typically 0.5V, actually about 0.58V considering the affection of system and delay time). Meanwhile, assuming the current coupling ratio is Kc, the output current will be constant as:

$$I_o = \frac{1}{4} N_{PS} \frac{0.58}{R_{sense}} \times \text{Kc}$$
(3)




Fig.1 The current waveform in DCM mode

3. CV Operation Mode

In CV mode, PN8571M uses a pulse to sample V_{FB} and holds hold until the next sampling. The sampled voltage is compared with VREF CV and the error is amplified. The error amplified output reflects the load condition and controls the switching off time to regulate the output voltage, thus constant output voltage can be achieved.

The relationship between the output voltage and V_{REF_CV} is

$$Vo = (V_{REF_{CV}} \times \frac{R1 + R2}{R2}) \times \frac{N_s}{N_{AUX}}$$
(4)

means Secondary winding turns, N_{AUX} N_{s} means Auxiliary winding turns.

The PN8571M operates in PFM mode during full load mode, since the peak current (Ipeak) of BJT is constant, the chip frequency decreases while the output current decreases. When the switching frequency approaches to 25kHz, the PN8571M enters PWM mode, the chip frequency decreases slowly while the output current decreases, the Ipeak decreases while the output current decreases. Therefore the PN8571M can avoid audible noise, while achieving high efficiency at 25% load conditions. When Vcs decreases to 170mV, the PN8571M enters Standby mode. In this mode, Ipeak keeps around constant, the chip oscillator frequency decreases while the output current decreases. Fig.2 illustrates the relations of the switching frequency, Ipeak and Loading for PN8571M.




Fig.2 The Switching Frequency, Vcs VS. LOAD



4. Current Sensing and Leading Edge Blanking


Cycle-by-Cycle current limiting is offered in PN8571M. The switch current is detected by a sense resistor at CS pin. The CC set-point and maximum output power can be externally adjusted by external current sense resistor at CS pin. An internal leading edge blanking circuit chops off the sensed voltage spike at initial power BJT on-state so that the external RC filtering on sense input is no longer needed.

5. Programmable Cable Drop Compensation

In PN8571M, an offset voltage is generated at FB pin by an internal current flowing into the divider resister, as shown in Fig.3. The Cable Drop Compensation block compensates the voltage drop across the cable. As the load current decreases from full load to no load, the voltage drop across the cable decreases. It can be programmed by adjusting the external resistor R2 or R1 at FB pin. The maximum compensation is

$$\frac{V_{cable}}{V_o} = \frac{I_{cable} \times (R2 // R1)}{2.5V}$$
(5)

Because of the influence of the chip's sampling position and parameters of the system, the actual maximum compensation may be less than theoretical value.



6. Reference Negative Temperature Compensation

As shown in Fig.3, the voltage of FB pin is

$$V_{FB} = K_{\rm R} (V_0 + \Delta V), K_R = \frac{R2 \times N_{AUX}}{(R1 + R2) \times N_S}$$
(6)

Where ΔV has a negative temperature coefficient, K_R is a constant.

In PN8571M, the voltage reference uses the negative temperature compensation technology. At room temperature, the voltage reference is 2.5V. The voltage reference (V_{REF_CV}) decreases while the temperature of chip increases. The reference negative temperature compensation block

compensates the ΔV represented rectifier diode VF varistion, thus the output voltage keeps constant at full range of temperature. The reference negative temperature compensation improves output precision.


7. Protection Control

The PN8571M has several self-protection functions, such as Cycle-by-Cycle current limiting (OCP), Over-Voltage Protection, Over-Temperature Protection, Feedback Loop open Protection, Output short circuit Protection, CS resistor open/short circuit Protection and Under Voltage Lockout on VDD. All protections are self-recovered.

PN8571M



Typical Application




Component Parameter and Layout Considerations:

- 1. VDD capacitor EC1 should be placed at the nearest place between the VDD pin and the GND pin.
- 2. It is suggested that the power supply diode and the R5 should be connected in series in order to improve the safety capability. The recommend value is 4.70hm.
- 3. It is suggested that the FB pin and the C1 should be connected in parallel in order to improve the anti-interference of the sampling network. The recommend value is 47pF.
- 4. Choose CS resistance reasonably to avoid I_C exceeding 0.6A.



Package Information

Package Information SOP7




Notes:

1. This drawing is subjected to change without notice.

2. Body dimensions do not include mold flash or protrusion.



Tape and Reel Information



Notes:

1. This drawing is subjected to change without notice.

2. All dimensions are nominal and in mm.

3. This drawing is not in scale and for reference only. Customer can contact Chipown sales representative for further details.

4. The number of flange openings depends on the reel size and assembly site. This drawing shows an example only.



Important Notice

Wuxi Chipown Microelectronics Co. Ltd. reserves the right to make changes without further notice to any products or specifications herein. Wuxi Chipown Microelectronics Co. Ltd. does not assume any responsibility for use of any its products for any particular purpose, nor does Wuxi Chipown Microelectronics Co. Ltd assume any liability arising out of the application or use of any its products or circuits. Wuxi Chipown Microelectronics Co. Ltd does not convey any license under its patent rights or other rights nor the rights of others.